

09960710-091901




FIGURE 1

09960710-091901




FIGURE 2

TOP60"DT409660




FIGURE 3

CODE (real, img)	mapping	result.real	result.img
00	+1, +1	+r	+i
01	+1, -1	+i	-r
10	-1, +1	-i	+r
11	-1, 1	-r	-i

OPCODE	Despreader	4XDESP	8XDESP	16XCorrelate
mux negate unit		C src bit	C src bit	C src bit
x00	T0.img	c[0,1]	c[0,1]	c[0,1]
x01	T0.img	c[2,3]	c[4,5]	c[2,3]
x02	T0.img	c[4,5]	c[8,9]	c[4,5]
x03	T0.img	c[6,7]	c[12,13]	c[6,7]
x04	T0.img	-	c[2,3]	c[8,9]
x05	T0.img	-	c[6,7]	c[10,11]
x06	T0.img	-	c[10,11]	c[12,13]
x07	T0.img	-	c[14,15]	c[14,15]
y08	T0.real	c[0,1]	c[0,1]	c[0,1]
y09	T0.real	c[2,3]	c[4,5]	c[2,3]
y10	T0.real	c[4,5]	c[8,9]	c[4,5]
y11	T0.real	c[6,7]	c[12,13]	c[6,7]
y12	T0.real	-	c[2,3]	c[8,9]
y13	T0.real	-	c[6,7]	c[10,11]
y14	T0.real	-	c[10,11]	c[12,13]
y15	T0.real	-	c[14,15]	c[14,15]
x16	T1.img	c[16,17]	c[16,17]	c[16,17]
x17	T1.img	c[18,19]	c[20,21]	c[18,19]
x18	T1.img	c[20,21]	c[24,25]	c[20,21]
x19	T1.img	c[22,23]	c[28,29]	c[22,23]
x20	T1.img	-	c[18,19]	c[24,25]
x21	T1.img	-	c[22,23]	c[26,27]
x22	T1.img	-	c[26,27]	c[28,29]
x23	T1.img	-	c[30,31]	c[30,31]
y24	T1.real	c[16,17]	c[16,17]	c[16,17]
y25	T1.real	c[18,19]	c[20,21]	c[18,19]
y26	T1.real	c[20,21]	c[24,25]	c[20,21]
y27	T1.real	c[22,23]	c[28,29]	c[22,23]
y28	T1.real	-	c[18,19]	c[24,25]
y29	T1.real	-	c[22,23]	c[26,27]
y30	T1.real	-	c[26,27]	c[28,29]
y31	T1.real	-	c[30,31]	c[30,31]

Figure 4

09960710-091901




FIGURE 5

09960710-091901




FIGURE 6B

<u>PN CODE</u>	<u>MAPPING</u>	<u>45° rotated scaled:</u>	<u>COMPLEX MULTIPLICATION</u>	<u>RESULT</u>
00	$(1, 1)$	$(1, 0)$	$1 \cdot (a + jb)$	$(a + jb)$
01	$(1, -1)$	$(0, -1)$	$-j \cdot (a + jb)$	$(b - ja)$
11	$(-1, -1)$	$(-1, 0)$	$-1 \cdot (a + jb)$	$(-a - jb)$
10	$(-1, 1)$	$(0, 1)$	$j \cdot (a + jb)$	$(-b + ja)$

FIGURE 6A




FIGURE 7A





FIGURE 7B

09960710-091901

Despreading Implementation 1

The diagram below implements a 4 chip despreader to two different CODE codes



16-bit implementation of despreading opcode

CODE	O[31:16] =	O[15:0] =
00	$-H = -(I-Q)$	$L = -(I+Q)$
01	$-L = -(I+Q)$	$H = (I-Q)$
10	$L = (I+Q)$	$-H = -(I-Q)$
11	$H = (I-Q)$	$L = (I+Q)$

CODE(real,img) result.real result.img

00 → -1, -1 $-(r-i)$ $-(r+i)$
 01 → -1, 1 $-(r+i)$ $r-i$
 10 → 1, -1 $r+i$ $-(r-i)$
 11 → 1, 1 $r-i$ $r+i$

FIGURE 8

Function	Output	Function
Despreader Trees0	O0[15:00]	real - i
Despreader Trees1	O0[31:16]	imaginary - q
Despreader Trees2	O1[15:00]	real - i
Despreader Trees3	O1[31:16]	imaginary - q

09950710-09950710




FIGURE 9

Despreader integration with input and Output muxes




FIGURE 10

09950710-091901

0960710-091901
T06160"0T209660




Figure 11

09960710.091901

1

2

3





FIGURE 12



- 32-bit chain output is added with all zero in the 2x mult before being sent to output mux 1.
- 2 32-bit packed outputs C0 and C1 are added together before being sent to output mux 0.

FIGURE 13

09960710-091901

mode	code	real result	img result
complex	00	real	img
complex	01	img	-real
complex	10	-img	real
complex	11	-real	-img
complex-cnj	01	real	img
complex-cnj	00	img	-real
complex-cnj	11	-img	real
complex-cnj	10	-real	-img
real-r*	0x	real	
real-r	1x	-real	
real-i**	x0		img
real-i	x1		-img
zero	xx	real	img

* real mode selects the real input and uses code[1] to control negation for the real output.

** real mode select the img input and uses code[0] to control negation for the img output.

Figure 14




FIGURE 16




FIGURE 15

0960710-091901




FIGURE 17

09950710-091904
T06T60" 0T209660




FIGURE 18

09960710-091901





FIGURE 19

TOP SECRET 07209660



502-138.eps

FIGURE 20

09650710.091901




Figure 21

09960710-091901




FIGURE 22A




FIGURE 22B

0960710.091901




FIGURE 23